Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - verilog sdram

Search list

[VHDL-FPGA-Verilog] I2C_v

Description: 对sdram的仿真程序，对sdram的仿真程对sdram的仿真程序序，-sdram
Platform: | Size: 3833856 | Author: dongxing | Hits:

[VHDL-FPGA-Verilog] ddr-sdram--chengxu

Description: ddr的控制程序，实用Verilog语言实现的非常的具体，非常无奈过的实用。-ddr
Platform: | Size: 14336 | Author: 张杰 | Hits:

[Other] sdr_sdram_control

Description: 一个SDRAM控制器，verilog语言设计，并在ISE上仿真实现。（内部包含多个verilog程序）-sdram-controller,use verilog langguage,it s run sucessfull
Platform: | Size: 162816 | Author: 李丽 | Hits:

[VHDL-FPGA-Verilog] verilog_k4s643232h_0401

Description: Samsung SDRAM Simulation Verilog
Platform: | Size: 16384 | Author: Seyoung | Hits:

[VHDL-FPGA-Verilog] AMBA

Description: 基于AMBA总线的DDR2 SDRAM控制器研究与实现-AMBA bus-based Research and Implementation of DDR2 SDRAM Controller
Platform: | Size: 209920 | Author: guoxiaojin | Hits:

[VHDL-FPGA-Verilog] sdram_control.RAR

Description: 基于XILINX FPGA的SDRAM 控制器代码。VERILOG HDL代码编写-SDRAM CONTROLER
Platform: | Size: 3695616 | Author: bigchop ma | Hits:

[VHDL-FPGA-Verilog] verilog_sdram

Description: SDRAM读写控制的实现与Modelsim仿真,采用verilog HDL编写-sdram controller and simulate with modelsim
Platform: | Size: 2176000 | Author: bigchop ma | Hits:

[VHDL-FPGA-Verilog] sdram

Description: 用verilog语言编程实现的SDRAM模块，可用于配置在FPGA中-Verilog language programming with the SDRAM module, can be used to configure the FPGA,
Platform: | Size: 4096 | Author: 王羽翾 | Hits:

[VHDL-FPGA-Verilog] sdram_pci

Description: 基于SDRAM的PCI采集程序，PCI9054控制器+SDRAM控制器Verilog源代码，，已经SignalTap调试通过。-SDRAM PCI-based acquisition program, PCI9054 Controller+ SDRAM controller Verilog source code, has SignalTap through debugging.
Platform: | Size: 3166208 | Author: wangbo | Hits:

[VHDL-FPGA-Verilog] Sdram_Control_2Port

Description: 双端口SDRAM控制器，将SDRAM虚拟成两个端口，已经在ALTER DE2开发板的硬件上验证通过，采用Verilog HDL语言编写。-Dual-port SDRAM controller, SDRAM virtual into two ports, have ALTER DE2 development board hardware verification by using the Verilog HDL language.
Platform: | Size: 11264 | Author: | Hits:

[VHDL-FPGA-Verilog] FPGA_SDRAM

Description: FPGA对SDRAM的控制操作源码,用VERILOG硬件描述语言编写,包含的文件一共有:hostcont.v,inc.h,pinouts.ucf,sdram.v,top.v,tst_inc.h-Control of operation of the SDRAM FPGA source code, using VERILOG hardware description language, the file contains a total of: hostcont.v, inc.h, pinouts.ucf, sdram.v, top.v, tst_inc.h
Platform: | Size: 21504 | Author: 陈维 | Hits:

[VHDL-FPGA-Verilog] SDRAM

Description: 基于SDRAM的存储器接口设计，采用verilog编写-SDRAM memory interface design based on
Platform: | Size: 1001472 | Author: 沈兰亭 | Hits:

[VHDL-FPGA-Verilog] verilog

Description: verilog开发 sdram读写控制-verilog
Platform: | Size: 837632 | Author: feihu | Hits:

[VHDL-FPGA-Verilog] sdram

Description: verilog HDL语言，SDRAM驱动程序，基于FPGA，例子程序-verilog HDL languages, the driver, based on FPGA, an example program
Platform: | Size: 1232896 | Author: kiling | Hits:

[VHDL-FPGA-Verilog] sdram

Description: 文件中包含Sdram的Verilog程序以及很全的Sdram的资料-Sdram the Verilog file contains procedures and information are all of Sdram
Platform: | Size: 3724288 | Author: Evan Xie | Hits:

[VHDL-FPGA-Verilog] sdram

Description: 使用VERILOG访问SRAM的程序，有需要的可以拿来借鉴-SRAM using VERILOG access procedures can be used in need of reference
Platform: | Size: 2256896 | Author: yangxin | Hits:

[VHDL-FPGA-Verilog] micron_sdram_simulation_model

Description: micron各种规格的SDRAM的仿真模型及详细设计资料，基于verilog语言。-micron variety of SDRAM simulation model and detailed design information, based on the verilog language.
Platform: | Size: 64512 | Author: 李志 | Hits:

[VHDL-FPGA-Verilog] Altera_DDR_controller_core

Description: Altera DDR SDRAM控制器完整Verilog代码包，包括Verilog源代码，Doc说明文档，仿真DDR芯片模型，仿真testbench等-Altera DDR SDRAM Controller. Verilog source codes, description documents, DDR verilog model and simulation testbench are all included.
Platform: | Size: 752640 | Author: 沈志 | Hits:

[VHDL-FPGA-Verilog] XAPP134_SDRAM_Verilog

Description: Xilinx XAPP134 SDRAM Verilog
Platform: | Size: 299008 | Author: jc | Hits:

[VHDL-FPGA-Verilog] X-HDL

Description: 一款可以在verilog和VHDL之间互换的工具，经测试，暂无bug-A verilog and VHDL can be exchanged between the tools, tested, no bug
Platform: | Size: 3962880 | Author: 邵文熙 | Hits:
« 1 2 3 4 5 6 78 9 10 11 12 ... 16 »

CodeBus www.codebus.net